Narrow search
Showing 1 - 1 of 1
Cover Image
On-chip earthquake simulation model using potentials
Georgoudas, I.; Sirakoulis, G.; Scordilis, E.; Andreadis, I. - In: Natural Hazards 50 (2009) 3, pp. 519-537
model and its instrumentation. The CA model hardware implementation is based on Field Programmable Gate Array (FPGA) logic …
Persistent link: https://www.econbiz.de/10010996836