Showing 1 - 1 of 1
Gate Array (FPGA). The proposed algorithm is tested on 25 individuals, achieving a False Rejection Rate (FRR) about 4% and … time; the time in which the proposed algorithm is executed on FPGA board, compared to some published results. As the second … method achieved a small execution time and area utilization so it is the preferred method to be implemented on FPGA. …
Persistent link: https://www.econbiz.de/10012042639