The paper presents the methodological algorithm of partial reconfiguration flow for execution and implementation of Reconfigurable Modules (RMs) on Xilinx Virtex-4(XC4VFX12) device. Its interface controller through UART for 32-bit RM was designed. An interactive interface was created for a...